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Abstract
We investigate the power of non-deterministic circuits over restricted sets of
base gates. We note that the power of non-deterministic circuits exhibit a di-
chotomy, in the following sense: For weak enough bases, non-deterministic cir-
cuits are no more powerful than deterministic circuits, and for the remaining bases,
non-deterministic circuits are super polynomial more efficient than deterministic
circuits (under the assumption that P/poly 6= NP/poly). Moreover, we give a
precise characterization of the borderline between the two situations.
1 Introduction
In this note we are interested in finding evidence in favor of the belief that non-
deterministic circuits are more powerful than deterministic circuits, and P/poly 6=
NP/poly. Except for the well-known result that the polynomial hierarchy collapses
if P/poly = NP/poly [2], there seems to be little formal evidence in this direction.
For example, we do not know of a function family {fn}n≥1 having non-deterministic
circuit complexity kn, and deterministic circuit complexity of at least (k + ǫ)n.
A natural path for making progress on this question is to prove that non-deterministic
circuits over some restricted set of base gatesG (i.e., non-deterministicG-circuits) are
more powerful than deterministic G-circuits. Unfortunately, we are not aware of any
results in this direction either. On the contrary, for one of the most well investigated
restriction on G, namely monotone circuits (i.e., G = {∧,∨, 0, 1}), it is well known
that non-deterministicG-circuits are no more powerful than deterministicG-circuits.
Given a finite set of base gates G, let [G] denote the set of all functions/gates that
can be implemented by circuits over G (i.e., implemented by a G-circuit). Sets of the
form [G] are called clones, and Post [3] classified all [G] over the Boolean domain.
Sets [G] form a lattice under set inclusion and the cardinality of the lattice is countable
infinite. For example, the class of all monotone Boolean functions can be computed by
circuits consisting of only ∧ and ∨ gates and constants 0 and 1, or in other words, the
clone of all monotone Boolean functions is [∧,∨, 0, 1]. For more information on Post’s
lattice, see [1].
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By making heavy use of Post’s lattice, we are able to make the following ob-
servations: If the constants 0, 1 are in the base G, and G is not a full base (i.e.,
[G] 6= [∧,∨,¬]), then non-deterministic G-circuits are no more powerful than deter-
ministic G-circuits. Furthermore, if the base G is monotone, linear, or self-dual, then
non-deterministic G-circuits are no more powerful than deterministic G-circuits. For
the remaining bases G, non-deterministic G-circuits are super polynomial more effi-
cient than deterministicG-circuits (under the assumption that P/poly 6= NP/poly).
1.1 Preliminaries
A Boolean circuit is a directed acyclic graph with three types of labeled vertices:
sources (in-degree 0) labeled x1, . . . , xn, a sink (the output), and vertices with in-
degree k > 0 are gates labeled by Boolean functions on k inputs. A non-deterministic
circuit has, in addition to the inputs x = (x1, . . . , xn), a set of “non-deterministic”
inputs y = (y1, . . . , ym). A non-deterministic circuit C accepts input x if there exists
y such that the circuit output 1 on (x, y). Let |C| denote the number of gates of a circuit
C.
A family of non-deterministic circuits {Cn}n≥1, with Cn having n (ordinary) in-
puts, decide a language L if each Cn decide Ln (i.e., Cn accepts x if and only if
|x| = n and x ∈ L). The class NP/poly is defined as the class of languages de-
cidable by non-deterministic circuit families {Cn}, with |Cn| ≤ poly(n). Recall that
P/poly is the class of languages decidable by (deterministic) circuit families {Cn},
with |Cn| ≤ poly(n).
By a circuit we always mean a deterministic circuit, unless it is explicitly said to
be a non-deterministic circuit, or it is clear from the context. We assume all sets of
base gates G to be finite. By abusing notation slightly, if a language L is decidable by
deterministicG-circuits, we denote this by L ∈ [G].
Definition 1 We say that a set of base gatesG lack non-deterministic power, if any lan-
guage L ∈ [G] that has non-deterministicG-circuit complexity s(n), has deterministic
G-circuit complexity O(s(n)).
Definition 2 We say that a set of base gates G has full non-deterministic power if,
under the assumption that P/poly 6= NP/poly, there is a language L ∈ [G] that
has polynomial non-deterministic G-circuit complexity, but does not have polynomial
deterministic G-circuit complexity.
2 Classification
Proposition 3 Given finite sets of base gates G1 and G2 with [G1] = [G2], then G1
lack non-deterministic power if and only if G2 lack non-deterministic power.
Proof: If G1 ⊆ [G2], then every gate g(x1, . . . , xk) ∈ G1 has an implementation of
size ck using gates from G2. Hence, we can convert any G1-circuit into an equiva-
lent G2-circuit without blowing up the size more than a constant factor. Similarly, if
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G2 ⊆ [G1], then any G2-circuit can be converted to an equivalent G1-circuit without
increasing the size more than a constant factor. The same holds for non-deterministic
circuits, and the result follows. ✷
Corollary 4 Given finite sets of base gates G1 andG2 with [G1] = [G2], then G1 has
full non-deterministic power if and only if G2 has full non-deterministic power.
Proof: By the proof of Proposition 3. ✷
Definition 5 A Boolean function f(x1, . . . , xn) is said to be self-dual if f(x1, . . . , xn) =
f(x1, . . . , xn) for all x1, . . . , xn ∈ {0, 1}, where 0 = 1 and 1 = 0.
FromPost’s classification of Boolean clones [3] we know that the function d(x1, x2, x3) =
(x1 ∧ ¬x2) ∨ (¬x2 ∧ ¬x3) ∨ (¬x3 ∧ x1) generates the clone of all self-dual Boolean
functions. In other words, any self-dual Boolean function can be computed by a circuit
consisting of d(x1, x2, x3)-gates (from now on referred to as d-gates).
Definition 6 A set of base gates G is said to be
• monotone if G ⊆ [∧,∨, 0, 1],
• linear if G ⊆ [⊕, 1], and
• self-dual if G ⊆ [d(x1, x2, x3)].
Proposition 7 If G is self-dual, then G lacks non-deterministic power.
Proof: Given a non-deterministic d-circuit C(x, y) with x = (x1, . . . , xn) and y =
(y1 . . . , ym) computing f , recall that f(x) = 1 if and only if there is a y such that
C(x, y) = 1. Assume there is y and y′ such that C(x, y) = 1 and C(x, y′) = 0, then
C(x, y′) = 1, because C consists of d-gates which are self-dual. Hence, f(x) = 1 =
f(x) which is impossible since f is self-dual. Thus, if f(x) = 1, then C(x, y) = 1
for all y. To construct the equivalent deterministic d-circuit C′(x) we replace all yi
inputs in C(x, y) with x1 (i.e., we replace each non-deterministic variables by the
ordinary variable x1). Note that the more natural transformation of replacing the yi’s
by constants, does not work, since the resulting circuit is then not necessarily a d-
circuit. ✷
Proposition 8 If G is monotone, then G lacks non-deterministic power.
Proof: The result follows from the fact that a non-deterministic monotone G-circuit
C(x, y) outputs 1 on input x, y if and only if C(x, 1) = 1. That is, given a non-
deterministic monotoneG-circuit C(x, y) we can construct an equivalent deterministic
monotone G-circuit, without increasing the size, by replacing all y variables with the
constant 1. ✷
Proposition 9 If G is linear, then G lacks non-deterministic power.
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Proof: Any function L ∈ [G] for a linear base G can be computed by a deterministic
G-circuit of size O(n). ✷
Proposition 10 Any G such that {x ∧ (y ∨ ¬z)} ⊆ [G] has full non-deterministic
power.
Proof: By Post’s lattice, [G, 0, 1] = [∧,∨,¬]. Hence, any circuit (over any finite
basis) can be converted into an equivalent {G, 0, 1} circuit C, without blowing up the
size more than a constant factor. Note that x ∧ (y ∨ z) ∈ [G], and consider the G-
circuit C′ = x′ ∧ (C ∨ x′′), where all 1’s and 0’s in C have been replaced by x′
and x′′ respectively. The transformation can be carried out both for deterministic and
non-deterministic circuits.
Given L, having polynomial non-deterministic complexity and super polynomial
deterministic complexity over the full basis (such an L exist under the assumption that
P/poly 6= NP/poly). Consider, L′ = {(x, 1, 0) | x ∈ L} ∪ {(x, 1, 1) | x ∈ {0, 1}∗}.
If Cn(x, y) is a family of non-deterministic circuits deciding L, then C
′
n
(x, x′, x′′, y)
(as defined above) is a family of non-deterministic circuits over the basis [G] deciding
L′. Hence,L′ has polynomial non-deterministic complexity over the basis [G]. Assume
towards contradiction that L′ has polynomial deterministic complexity over the basis
[G], i.e., there is a polynomial size circuit family C′n(x, x
′, x′′) deciding L′. Then,
C′
n
(x, 1, 0) is a polynomial size circuit family over the full basis [∧,∨,¬] deciding L,
contradicting that L has super polynomial deterministic circuit complexity. ✷
Proposition 11 Any G such that {x ∨ (y ∧ ¬z)} ⊆ [G] has full non-deterministic
power.
Proof: By Post’s lattice, [G, 0, 1] = [∧,∨,¬]. Hence, any circuit (over any finite
basis) can be converted into an equivalent {G, 0, 1} circuit C, without blowing up the
size more than a constant factor. Note that x ∨ (y ∧ z) ∈ [G], and consider the G-
circuit C′ = x′ ∨ (C ∧ x′′), where all 0’s and 1’s in C have been replaced by x′
and x′′ respectively. The transformation can be carried out both for deterministic and
non-deterministic circuits.
Given L, having polynomial non-deterministic complexity and super polynomial
deterministic complexity over the full basis. Consider, L′ = {(x, 0, 1) | x ∈ L} ∪
{(x, 1, x′′) | x ∈ {0, 1}∗ and x′′ ∈ {0, 1}}. IfCn(x, y) is a family of non-deterministic
circuits deciding L, then C′
n
(x, x′, x′′, y) is a family of non-deterministic circuits over
the basis [G] decidingL′. Hence, L′ has polynomial non-deterministic complexity over
the basis [G]. Assume towards contradiction thatL′ has polynomial deterministic com-
plexity over the basis [G], i.e., there is a polynomial size circuit family C′
n
(x, x′, x′′)
deciding L′. Then, C′n(x, 0, 1) is a polynomial size circuit family over the full basis
[∧,∨,¬] deciding L, contradicting that L has super polynomial deterministic circuit
complexity. ✷
Proposition 12 If G is self-dual, monotone, or linear, then G lack non-deterministic
power. All other G have full non-deterministic power.
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Proof: By the results above and inspection of Post’s lattice. In particular, if G is
neither self-dual, monotone, nor linear, then by Post’s lattice {x ∧ (y ∨ ¬z)} ⊆ [G] or
{x ∨ (y ∧ ¬z)} ⊆ [G]. ✷
Corollary 13 AnyG such that {0, 1} ⊆ [G] and [G] 6= [∧,∨,¬], lacks non-deterministic
power.
Proof: By the results above and inspection of Post’s lattice. ✷
3 Final Remarks
Coming back to our original motivation for studying non-deterministic versus deter-
ministicG-circuit complexity. We note thatG = {x∧(y∨¬z)} andG = {x∨(y∧¬z)}
are the two weakest bases for which it is possible that non-deterministic G-circuits
are more powerful than deterministic G-circuits (indeed, this is the case assuming
P/poly 6= NP/poly). Unfortunately, as the following two propositions show, it is
probably somewhat challenging to prove super polynomial lower bounds for determin-
istic G-circuits (with G = {x ∧ (y ∨ ¬z)} or G = {x ∨ (y ∧ ¬z)}), since this implies
that P/poly 6= NP/poly.
Proposition 14 Let L ∈ G = [x∧ (y∨¬z)] with deterministic circuit complexity s(n)
over the full basis [∧,∨,¬]. Then, L has O(s(n)) deterministic G-circuit complexity.
Proof: First note that G is 1-reproducing, which means that all constant 1 vectors
are in L (i.e., (1, . . . , 1) ∈ L). We first show that such an L can be computed by
{∧,∨, x ⊕ y ⊕ 1} circuits of size O(s(n)) if it can be computed by [∧,∨,¬] circuits
of size s(n). Hence, it suffices to show how to simulate ¬ gates with x⊕ y ⊕ 1 gates.
Given a {∧,∨,¬} circuit for Ln with inputs x1, . . . , xn we construct an equivalent
circuit Cn by replacing all ¬ gates with x ⊕ y ⊕ 1 gates, where the first input is the
original input to the ¬ gate and the second input is the output of x1 ∧ · · · ∧ xn.
Observe that since {∧,∨, x ⊕ y ⊕ 1} is 1 reproducing, Cn(1, . . . , 1) = 1 (as it
should, since (1, . . . , 1) ∈ Ln). For every (x1, . . . , xn) 6= (1, . . . , 1), the x ⊕ y ⊕ 1
gates works like a ¬ gates on its first input (since x1 ∧ · · · ∧ xn = 0).
By Post’s lattice we know that [∧,∨, x ⊕ y ⊕ 1] = [G, 1], and hence L has circuit
complexityO(s(n)) over {G, 1}, via a circuit family Cn. The baseG = [x∧ (y∨¬z)]
is 1-separating, which means that for any G-circuit C(x1, . . . , xn) there is an 1 ≤
i ≤ n, such that xi = 1 for all {(x1, . . . , xn) | C(x1, . . . , xn) = 1}. Since L ∈ G
and G is 1-separating, there is for each Ln, an 1 ≤ i ≤ n such that xi = 1 for all
(x1, . . . , xn) ∈ Ln. Hence, C
′
n
= xi ∧Cn (replacing all occurrences of 1 in Cn by xi)
is a G-circuit family of size O(s(n)) deciding the language L. ✷
Proposition 15 Let L ∈ G = [x∨ (y∧¬z)] with deterministic circuit complexity s(n)
over the full basis [∧,∨,¬]. Then, L has O(s(n)) deterministic G-circuit complexity.
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Proof: First note that G is 0-reproducing, which means that all constant 0 vectors are
in L (i.e., (0, . . . , 0) ∈ L). We first show that such an L can be computed by {∧,∨,⊕}
circuits of size O(s(n)) if it can be computed by [∧,∨,¬] circuits of size s(n). Hence,
it suffices to show how to simulate ¬ gates with ⊕ gates. Given a {∧,∨,¬} circuit
for Ln with inputs x1, . . . , xn we construct an equivalent circuit Cn by replacing all
¬ gates with ⊕ gates, where the first input is the original input to the ¬ gate and the
second input is the output of x1 ∨ · · · ∨ xn.
Observe that since {∧,∨,⊕} is 0 reproducing, Cn(0, . . . , 0) = 0 (as it should,
since (0, . . . , 0) ∈ Ln). For every (x1, . . . , xn) 6= (0, . . . , 0), the ⊕ gates works like a
¬ gates on its first input (since x1 ∨ · · · ∨ xn = 1).
By Post’s lattice we know that [∧,∨,⊕] = [G, 0], and hence L has circuit com-
plexity O(s(n)) over {G, 0}, via a circuit family Cn. The base G = [x ∨ (y ∧ ¬z)] is
0-separating, which means that for anyG-circuit C(x1, . . . , xn) there is an 1 ≤ i ≤ n,
such that xi = 0 for all {(x1, . . . , xn) | C(x1, . . . , xn) = 0}. Since L ∈ G and
G is 0-separating, there is for each Ln, an 1 ≤ i ≤ n such that xi = 0 for all
(x1, . . . , xn) /∈ Ln. Hence, C
′
n
= xi ∨ Cn (replacing all occurrences of 0 in Cn
by xi) is a G-circuit family of size O(s(n)) deciding the language L. ✷
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